

FIG. 1




FIG. 2





FIG. 3






FIG. 5

OPERATION MODE CLASSIFICATION	OUTPUT OF THIRD CLOCK SELECTOR 21		SETTING OF DOUBLE SPEED SET REGISTER 18		
	CLK _{cpu}	CLK _{bus}	b 1	b 2	b 3
$X_{IN}(X_{cin})$	1-DIVIDED CLOCK	1-DIVIDED CLOCK	0	0	1
$X_{IN}/2 (X_{cin}/2)$	2-DIVIDED CLOCK	2-DIVIDED CLOCK	0	1	0
DOUBLE SPEED	2-DIVIDED CLOCK	N-DIVIDED CLOCK	1	0	0
N-DIVIDING	N-DIVIDED CLOCK	N-DIVIDED CLOCK	0	0	0

FIG. 6







FIG. 7

(a) NORMAL MODE



(b) DOUBLE SPEED MODE





F I G . 9




FIG. 10




FIG. 11

